BairesDev is seeking a seasoned RTL Design Engineer to shape the register-transfer level logic for ASIC chips. You will translate architectures into high‑quality digital designs with Verilog and SystemVerilog, contributing across the full design flow from synthesis to fabrication.
Join a 100% remote team delivering world‑class solutions, with adaptable hours and strong growth opportunities, working with the global Top 1% of talent.