Senior Asic Layout Engineer – Lead High-Performance Cells (Capitan)

Senior Asic Layout Engineer – Lead High-Performance Cells (Capitan)

31 oct
|
Cisco Systems
|
Capitan

31 oct

Cisco Systems

Capitan

Cisco Systems, Inc. is hiring an ASIC Engineer to own standard cell layout for next-generation ASICs on advanced FinFET/GAA nodes. You will design and verify high-performance cells, drive physical verification to clean signoff, and manage library quality from GDS to release.You will collaborate with circuit, physical design and foundry teams, and mentor engineers as the senior technical owner. You will lead layout architecture, own complex cell design, develop automation, and contribute to#J-18808-Ljbffr

📌 Senior Asic Layout Engineer – Lead High-Performance Cells (Capitan)
🏢 Cisco Systems
📍 Capitan

Postulate a este anuncio

Muestra tus habilidades a la empresa, rellenar el formulario y deja un toque personal en la carta, ayudará el reclutador en la elección del candidato.

Suscribete a esta alerta:

Recibe por email las nuevas ofertas de trabajo para: senior asic layout engineer – lead high-performance cells (capitan) / capitan

Suscribete a esta alerta:

Recibe por email las nuevas ofertas de trabajo para: senior asic layout engineer – lead high-performance cells (capitan) / capitan